项目作者: GianlucaPorcelli

项目描述 :
The work presented is designed to simulate the operation of an automatic coffee machine. It will manage the machine operation by exploiting the processing capabilities of the FPGA.
高级语言: VHDL
项目地址: git://github.com/GianlucaPorcelli/Automatic_coffee_machine.git